diff options
| author | Yuren Hao <yurenh2@illinois.edu> | 2026-07-18 03:53:51 -0500 |
|---|---|---|
| committer | Yuren Hao <yurenh2@illinois.edu> | 2026-07-18 03:53:51 -0500 |
| commit | 805d481ae05f69ac7991fbb33237542321dcfd0a (patch) | |
| tree | 8eac289eff79caae84270684b347ef6fbd1083c3 | |
| parent | f1ea4c0caf5beda4f99cfd0a424c61a61e96234b (diff) | |
Fab strategy: JLC SMT + socketed screened MDACs + DFT layout + first-article 5; SKiDL->KiCad->Gerber/BOM/CPL scripted order package
Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_014FAPDWQ49M5Ye3NpTndTpn
| -rw-r--r-- | hw_sim/NOTES.md | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/hw_sim/NOTES.md b/hw_sim/NOTES.md index eee68c6..70cf1e6 100644 --- a/hw_sim/NOTES.md +++ b/hw_sim/NOTES.md @@ -84,3 +84,14 @@ HONEST CONCLUSIONS: fabric at all (inference-only CIM can't train; digital training is the displaced baseline). 4. Method: analog side SPICE-measured (+-2-3x wiring band), digital side literature constants (Horowitz/H100 envelope) — the standard comparison protocol, uncertainty stated. + +## FAB STRATEGY (plan of record, 2026-07-18, user-aligned) +JLC PCB + SMT assembly for everything; SOCKET the screened gray-market MDACs (DIP/PLCC sockets) +— machine quality + swappability/debuggability for the risky parts. Design-for-test in layout: +test points, jumpers, isolatable single-column bring-up region (first board runs Stage-1 gates +on one column). First-article batch of 5 before volume. Hand-soldering is not an option at T64 +scale (2,250 x 20 pins); even the $300 MVP goes JLC economy so identical boards can ship to +Dillavou/Sam. Toolchain endpoint: SKiDL -> KiCad -> scripted Gerber+BOM+CPL = JLC-ready order +package from the same simulated source. SPICE pre-verification (v0/v1/v1.1/Stage-C) exists to +hold respins to 1-2 x 1-2 weeks. Bonus: machine-assembled layout parasitics are REPRODUCIBLE, +narrowing the 1-3x wiring band in the settle/energy ledgers. |